

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/654,115	08/30/2000	Dean A. Klein	500050.01	5616
27076 75	90 04/24/2003			
DORSEY & WHITNEY LLP INTELLECTUAL PROPERTY DEPARTMENT SUITE 3400			EXAMINER	
			VU, TUAN A	
1420 FIFTH AVENUE SEATTLE, WA 98101			ART UNIT	PAPER NUMBER
,			2124	
			DATE MAILED: 04/24/2003	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	I A U AU M					
	Application No.	Applicant(s)				
Office Action Summan	09/654,115	KLEIN, DEAN A.				
Office Action Summary	Examiner	Art Unit				
The MAN INO DATE And the	Tuan A Vu	2124				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	36(a). In no event, however, may a reply be within the statutory minimum of thirty (30) dwill apply and will expire SIX (6) MONTHS from the application to become ABANDON.	timely filed ays will be considered timely. In the mailing date of this communication. NED (35 U.S.C. § 133).				
1) Responsive to communication(s) filed on 30 A	<u> August 2000</u> .					
2a) ☐ This action is FINAL . 2b) ☑ Thi	is action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims 4) M. Claim(a), 4.64 in/ore pending in the application						
 4) Claim(s) 1-61 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-61</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	r election requirement.					
Application Papers	,					
9)⊠ The specification is objected to by the Examiner	г.					
10)⊠ The drawing(s) filed on <u>30 August 2000</u> is/are: a)⊡ accepted or b)⊠ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) ☐ All b) ☐ Some * c) ☐ None of:						
1. Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the prior application from the International Bur* See the attached detailed Office action for a list of the certified copies of the prior application.	eau (PCT Rule 17.2(a)).	-				
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) ☐ The translation of the foreign language pro- 15)☐ Acknowledgment is made of a claim for domestic	• •					
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) 🔲 Notice of Informa	rry (PTO-413) Paper No(s) I Patent Application (PTO-152)				

Application/Control Number: 09/654,115 Page 2

Art Unit: 2124

DETAILED ACTION

This action is responsive to the application filed August 30, 2000.
 Claims 1-61 have been submitted for examination.

Drawings

2. The drawings are objected to because the hand-drawing of names and elements in the Fig.1, along with disappearing lines and inconsistency of their thickness (e.g. system 100, Fig. 1) make it all look casual and unfit for an official document. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

3. The disclosure is objected to because of the following informalities: element referred to as "step 319" (p. 7, line 13) should be – step 318 – in order to be consistent with the even number numerals in Fig. 3. Appropriate correction is required.

Claim Rejections - 35 USC § 112

- 4. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 5. Claim 45 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention. Claim 45 recites the limitation "the cache management scheme" in line 2 of claim. There is insufficient antecedent basis for this limitation in the claim. The examiner would treat this element as though it were "the cache circuitry" to proceed on the examination.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1-4, 6-8, 13-15, and 17-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Serocki et al., USPN: 6,308,322 (hereinafter Serocki), and in view of Morrison et al., USPN: 5,765,037 (hereinafter Morrison).

As per claim 1, Serocki discloses a computer system having cache circuitry, the computer system adapted to be controlled by a computer program to cache information, comprising:

cache circuitry, including a cache memory to store computer program information; a main memory (e.g. col. 5, lines 14-27; Fig. 3 --Note: the cache circuitry is inherent to the system as shown by Fig. 3);

a processor adapted to be controlled by the computer program (Fig. 3 – Note: a processor executing a program inherently signifies it being somewhat controlled by the program) and to direct selected portions of the information to the cache circuitry based at least in part on cacheability determinations made during compilation of the computer program (e.g. Fig. 4; target address hints 520 - Fig. 5B; compiler generates ... address hints, stores hinted address in a cache, col. 8, lines 14-41 -- Note: the selecting of a target address for branch heuristic and optimization implies determining whether or not to cache such selected address -- as opposed to storing such address information outside of cache, in which case would worsen the latency issue; -- see col. 3, lines 33 to col. 4, line 12); and

bus circuitry, connecting the processor, the cache circuitry, and the main memory (Fig. 3 – Note: bus circuitry is inherent to any computer system).

But Serocki does not explicitly mention directing selected portions of the program information to the cache circuitry via cooperation with a bus interface unit. With the sodisclosed hardware components by Serocki (e.g. col. 5, lines 14-27; Fig. 3), one skill in the art would recognize the obvious existence of an interface unit to communicate the cache circuitry and the bus system as mentioned by Serocki. Further, in a system to route instructions data to the appropriate hardware, e.g. cache, using compilation information (Morrison: col. 33, lines 16-23) analogous to Serocki system to direct program cacheable information to cache, Morrison discloses the use of bus interface unit (unit 1544 - Fig. 15) to cooperate with the execution for translating address and direct instructions to cache (e.g. col. 27, line 56 to col. 28, line 31). Hence, it would have been obvious for one of ordinary skill in the art at the time the invention was made to implement a bus interface unit as taught by Morrison to Serocki's system, in case the latter does not already include one such unit, because this would allow the intermediate step of logically re-directing or selective dispatching of data to the correct storage place, cache or buffers, enhancing fault-free transmission of cacheable data via bus (Morrison: col. 30, lines 4-17).

As per claims 2 and 3, Serocki discloses that the information comprises (re claim 2) instructions (e.g. *indirect branch* --col. 8, lines 14-41) and (re claim 3) data accessed by the computer program (e.g. *address* -col. 8, lines 14-41).

As per claim 4, Serocki further discloses that selected portions are marked during the compilation of the program such that the bus interface unit can identify the selected portions

Art Unit: 2124

during execution of the program (e.g. step 370-Fig. 4; step 460, 490, Fig. 5B; col. 7, lines 24-42 – Note: determining likely branch target address for heuristics entails obtaining address information for generating subsequent branch target hints for optimization, hence inherently comprises recording and storing of data from earlier stages of determination, and such recording is equivalent to marking, e.g. of most-likely target involving a branch, or portions of program).

As per claims 6 and 7, Serocki further discloses (re claim 6) translating source code to an object code (step 540 – Fig. 4); and programming (re claim 7) an object code for the computer program directly (e.g. step 560 – Fig. 4).

As per claim 8, Serocki further discloses that cacheability determinations comprise determining that the selected portions are cacheable (e.g. Fig. 4; target address hints 520 - Fig. 5B; compiler generates ... address hints, stores hinted address in a cache, col. 8, lines 14-41 – Note: the selecting of a target address for branch optimization heuristics implies determining as to whether to store such selected address, i.e. to cache, is equivalent to cacheability determination of portions of code involved with that branching address).

As per claim 13, Serocki further discloses a compiler to optimize cacheability determination (e.g. Fig. 4, see claim 1; col. 3, lines 33 to col. 4, line 12).

As per claim 14, Serocki discloses cacheability determination for a first piece of information is based at least in part on whether caching of the first piece of information is likely not to cause processor stalling or flush (e.g. Fig. 4; *target address, step 470-* Fig. 5B; col. 3, lines 33 to col. 4, line 12) but does not specify whether such caching is likely to cause thrashing of the cache circuitry. But Morrison, in the system to optimize the execution of programs using a bus and cache circuitry associated with profile information analogous to that of Serocki,

discloses parameters (*tag*, *IFT*, *LPN*- col. 31, lines 24-64) based on which to process execution and prevent cache miss (e.g. unit 1640-Fig. 16; col. 32, lines 16-44 – Note: cache miss avoidance is equivalent to minimizing cache thrashing). It would have been obvious for one of ordinary skill in the art at the time the invention was made to implement parameters determined at compile as taught by Serocki in order to prevent cache thrashing issue as suggested by Morrison because the intent to improve processor latency as suggested by Serocki necessarily implies alleviating memory issues such as cache misses and recovery, i.e. thrashing, which entails processing downtime.

As per claim 15, Serocki does not specify a cache management scheme but discloses a scheme to store instruction data in memory and an I/O controller (e.g. col. 5, lines 14-27; Fig. 5B; col. 8, lines 14-41) while Morrison suggests a management scheme in association with the hardware used to process instruction stream, bus and cache circuitry and an cache control structure(e.g. manage -col. 6, lines 1-22; Fig 15-16). It would have been obvious for one of ordinary skill in the art at the time the invention was made to implement a cache management scheme in the cache and I/O circuitry as suggested by Morrison to Serocki's system to process instruction data during execution and base the cacheability determination thereupon because the more complicated the system is in terms of bus size, memory and instructions set architecture, the more management is needed in coordinating data from their source storage, e.g. memory, registers, to their destination, e.g. cache, via bus circuitry; such coordination being routing, and/or synchronization of instructions stream as mentioned by Morrison.

Art Unit: 2124

As per claim 17, Serocki further discloses a compiler to optimize cacheability determination for a piece of information based on frequency that it will be accessed by the processor at execution (most-likely target address 460 – Fig. 5B).

As per claim 18, Serocki further discloses a compiler to optimize cacheability determination for a piece of information based on what other piece of information is likely to be overwritten if the first piece is cached (e.g. col. 8, lines 19-41).

As per claim 19, Serocki further discloses that determinations are accomplished during compilation into object code utilizing profile-based optimizations (e.g. profile data 400, object code 560 -Fig. 4).

As per claims 20 and 21, Serocki discloses (re claim 20) a system controller, adapted to send and retrieve instructions (e.g. col. 5, lines 14-27; Fig. 3 – Note: I/O controller is equivalent to system adapted to send/retrieve instructions and data from/to memory via bus); and (re claim 21) a bus device connecting an external device to the bus (e.g. devices 250, 240, 230 - Fig. 3).

As per claim 22, Serocki discloses an external device providing instructions utilized by the processor for optimization (e.g. col. 5, lines 14-27; device 230, 240-Fig. 3 – Note: memor/media storage is equivalent to providing stored instructions for optimization/execution).

As per claims 23 and 24, Serocki further discloses that (re claim 23) instructions are compiled by a compiler to optimize cacheability determinations (e.g. Fig. 4) and that (re claim 24) cache circuitry and processor are provided on one single chip (CPU 150, cache 160 – system 140, Fig. 3).

Art Unit: 2124

8. Claims 5, 12, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Serocki et al., USPN: 6,308,322, and Morrison et al., USPN: 5,765,037, as applied to claims 1, 15 above, and further in view of Prasanna, USPN: 6,272,599 (hereinafter Prasanna).

As per claim 5, Serocki discloses using compilation analysis information to determine cacheability of address data (Fig. 4; most-likely target address 460, target address hints 520 -Fig. 5B; col. 8, lines 14-41), or selected portions, during execution; but fails to disclose that such information contains marking bits, and that the compiler sets the marking bits of the selected portions of the information during compilation. Prasanna, in a system to improve execution time by alleviating cache thrashing using compilation information analogous to the compile time determining of branch address as taught by Serocki, discloses the compiler marking of bits in instructions datum, e.g. ILP, in order to identify which lines to cache or not to cache in order to avoid interferences patterns (cache/no-cache bit - col. 2, lines 29-58; Fig. 1-2). It would have been obvious for one of ordinary skill in the art at the time the invention was made to add the use of marking bits to instructions datum by the compiler as suggested by Prasanna to Serocki 's method of determining of target address for execution data access optimization because this would further speed up the translating of address information into cached data in the execution of the optimized code as taught by Serocki, to thereby reduce cache thrashing as also suggested by Prasanna (col. 1, lines 48-67).

As per claim 12, Serocki combined with Morrison does not specify that the cache-circuitry includes at least one N-way associative cache with N>1; but Morrison suggests a speed increase in fetching instructions from cache should a fully-associative memory be used (e.g. col. 31, lines 24-63). Further, Prasanna in the system to mark bits in instruction datum at compile

Art Unit: 2124

time for cacheability determination as mentioned above, discloses a N-way associative cache (col. 3, lines 1-14). It would have been obvious for one of ordinary skill in the art at the time the invention was made to implement the cache circuitry in the memory latency optimization scheme as taught by the combination Morrison/Serocki in a way that a more-than-one-way associative type of cache as taught by Prasanna because according to Prasanna, this would improve performance of a computer when the size of the sequential address stream to process is greater than the total cache memory available.

As per claim 16, Serocki in view of Morrison discloses a cache management scheme as addressed in claim 5 above; but fails to disclose such cache management scheme comprises the level of associativity of cache memory. But in view of Prasanna in the disclosing of a N-associative cache scheme as mentioned in claim 12 above, it would have been obvious for one of ordinary skill in the art at the time the invention was made to incorporate in the cache management scheme as suggested by Serocki/Morrison the level of associativity of cache as taught by Prasanna because of the same benefit mentioned above in the rejection set forth in claim 12.

9. Claims 9-11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Serocki et al., USPN: 6,308,322, and Morrison et al., USPN: 5,765,037, as applied to claim1 above, and further in view of Lasserre, US Pub. No: 2002/0078268 (hereinafter Lasserre).

As per claim 9, Serocki discloses cacheability determinations as to whether to cache selected portions in the program but does not specify that the cache circuitry includes first cache memory and second cache memory; nor does Serocki disclose said determinations comprise determinations as to cache said selected portions in the first or second cache memory. Morrison,

in a system as mentioned in claim 1 to cache data using compilation information analogous to Serocki's method, discloses the several partitions of cache to store instructions (e.g. Fig. 15; col. 28, lines 15-31). Further, Lasserre, in a system analogous to Serocki and Morrison's, using cache circuitry and pre-configured memory information to determine dynamic cache storage to alleviate cache conflicts, discloses level 1 and level 2 caches with different size and application each (p. 3, paragraghs 0048, 0050; cache 113, 114-Fig. 1). In view of the teachings by Morrison and Lasserre's suggestion of different size caches and purposes, it would have been obvious for one of ordinary skill in the art at the time the invention was made to implement 2 level caches as suggested therefrom and combine the cache determination as suggested by Serocki (and further enhanced by Morrison) with the use of 2 level caches to determine as to which cache the portions selected by compilation in Serocki's method should be stored. One of ordinary skill in the art would be motivated to do so because directing a certain size instruction or data to be cached in an appropriate size cache partition as suggested by Lasserre would enhance resource usage efficiency and also in terms of memory spatial and temporal optimization.

As per claim 10, Serocki does not teach the first level cache and the second level cache; but in view of Morrison and Lasserre's teachings in claim 9 above, this limitation would have been obvious herein using the same rationale set forth therein.

As per claim 11, Serocki discloses write-back (Fig. 1) but does not specify that the cache circuitry supports write-back and write-through caching and that cache determinations comprise the write-back or write-through method. Lasserre, in a system to alleviate cache conflict using memory information to set cacheability for execution, discloses both write-back and write-through caching methods (e.g. p. 6, paragragh 0086). It would have been obvious for

Page 11

Application/Control Number: 09/654,115

Art Unit: 2124

one of ordinary skill in the art at the time the invention was made to implement a cache system as suggested by Lasserre to that disclosed by Serocki (and further enhanced by Morrison) because these caching methods are known to support selective reduction of latency with regard to the temporary or stable state of the data being used during execution, thus enhancing further execution time efficiency.

Claim Rejections - 35 USC § 102

10. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Note: 35 U.S.C. § 102(e), as revised by the AIPA and H.R. 2215, applies to all qualifying references, except when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. For such patents, the prior art date is determined under 35 U.S.C. § 102(e) as it existed prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. § 102(e)).

11. Claims 25-27, 29, 32-36, 38-40, 46-50, 52-54 and 60-61 are rejected under 35 U.S.C. 102(e) as being anticipated by Serocki et al., USPN: 6,308,322.

As per claim 25, Serocki discloses a system for determining which portions of a program code to cache and which to not cache, comprising:

a memory device containing a program code (col. 5, lines 52-57); and

a processor connected to the memory device, the processor being adapted to be controlled by the program code (Fig. 4) to direct selected portions of the program code to a cache based at

Art Unit: 2124

least in part on cacheability determinations made during compilation of a computer program (e.g. Fig. 4; target address hints 520 - Fig. 5B; compiler generates ... address hints, stores hinted address in a cache, col. 8, lines 14-41 -- Note: the selecting of a target address for branch heuristic optimization implies determining whether or not to cache such selected address -- as opposed to storing such address information outside of cache, in which case would worsen the latency issue; -- see col. 3, lines 33 to col. 4, line 12-- is equivalent to cacheability determinations).

As per claims 26 and 27, Serocki discloses that the information comprises (re claim 26) instructions (e.g. *indirect branch* --col. 8, lines 14-41) and (re claim 27) data accessed by the computer program (e.g. *address* -col. 8, lines 14-41).

As per claim 29, Serocki discloses memory connected to processor via bus circuitry (e.g. col. 5, lines 14-27; Fig. 3 – Note: bus circuitry connecting processor to memory or peripheral device is inherently disclosed as shown).

As per claims 32 and 33, Serocki further discloses (re claim 32) a memory device comprising a main memory (main 150 - Fig. 3) and (re claim 33) an external storage device connected to the processor via the bus (storage 240 - Fig. 3).

As per claim 34, Serocki discloses a method for controlling the cacheability of information in a computer system, comprising:

compiling a computer program, by making cacheability determination for information associated with the computer program (e.g. Fig. 5B; col. 3, lines 33 to col. 4, line 12; col. 8, lines 14-41 -- Note: the selecting of a target address for branch optimization heuristics implies

Art Unit: 2124

determining as to whether to store such selected address, i.e. to cache, is equivalent to cacheability determination); and

marking at least selected portions of the information according to the determinations (e.g. Fig. 4; target address hints 520 - Fig. 5B; compiler generates ... address hints, stores hinted address in a cache, col. 8, lines 14-41);

executing the computer program on a computer system, the computer system including cache circuitry (Fig. 3);

detecting the marking of the selected portions of the information during execution of the computer program (step 400 – Fig. 4; step 340- Fig. 5A; steps 460, 520 – Fig. 5B – Note: profiling information by determining likely address and generating target address hint are equivalent to marking portions of program); and

directing the selected portions of the information to the cache circuitry according to the marking (e.g. stores hinted address in a cache, col. 8, lines 14-41).

As per claims 35 and 36, refer to rejections 26 and 27 respectively.

As per claims 38 and 39, Serocki further discloses compiling comprises translating source code of the computer program into object code (e.g. step 540 – Fig. 4); and programming object code into program directly (e.g. step 560 – Fig. 4)

As per claim 40, Serocki further discloses cacheability determinations as to whether the selected portions are cacheable (e.g. Fig. 4; col. 8, lines 14-41 – Note: the selecting of a target address for branch optimization heuristics implies determining as to whether to store such selected address, i.e. to cache, is equivalent to cacheability determination of portions of code involved with that branching address).

Art Unit: 2124

As per claim 46, Serocki further discloses that the cacheability determination is making determination for a piece of information based on frequency that it will be accessed by the processor during execution of the program (*most-likely target address 460* – Fig. 5B).

As per claim 47, Serocki further discloses a compiler to optimize cacheability determination for a piece of information based on what other piece of information is likely to be overwritten if the first piece is cached (e.g. col. 8, lines 19-41).

As per claim 48, Serocki discloses a method for compiling a computer program, comprising:

making cacheability determinations for information associated with the program (e.g. Fig. 5B; col. 3, lines 33 to col. 4, line 12; col. 8, lines 14-41); and

marking at least selected portions of the information according to the determinations (e.g. Fig. 4; target address hints 520 - Fig. 5B; compiler generates ... address hints, stores hinted address in a cache, col. 8, lines 14-41-- Note: the selecting of a target address for branch heuristic and optimization implies determining whether or not to cache such selected address -- as opposed to storing such address information outside of cache, in which case would worsen the latency issue; -- see col. 3, lines 33 to col. 4, line 12).

As per claims 49 and 50, see claims 26-27 respectively.

As per claims 52 and 53, see rejection of claims 38-39 respectively.

As per claim 54, see rejection of claim 40.

As per claims 60 and 61, these claims correspond to claims 46 and 47 above, respectively, hence are rejected herein using the corresponding ground of rejection as set forth therein.

12. Claims 28, 37, 45, and 51 are rejected under 35 U.S.C. 103(a) as being unpatentable over Serocki et al., USPN: 6,308,322, as applied to claim 25, 34, 48 above, in view of Prasanna, USPN: 6,272,599.

As per claim 28, Serocki discloses using compilation analysis information to determine cacheability of address data (Fig. 4; *most-likely target address 460*, *target address hints 520* - Fig. 5B; col. 8, lines 14-41), or selected portions, during execution; but fails to disclose that such information contains marking bits, and that the compiler sets the marking bits of the selected portions of the information during compilation. Prasanna, in a system to improve execution time by alleviating cache thrashing as mentioned in claim 5 above, discloses the compiler marking of bits in instructions datum, e.g ILP, in order to identify which lines to cache or not to cache in order to avoid interferences patterns (*cache/no-cache bit* – col. 2, lines 29-58; Fig. 1-2). It would have been obvious for one of ordinary skill in the art at the time the invention was made to add the use of marking bits to instructions datum by the compiler as suggested by Prasanna to Serocki 's method of determining of target address for execution data access optimization for the same rationale as set forth in the rejection of claim 5 above.

As per claim 37, Serocki fails to disclose that each piece of information contains marking bits and that such marking includes setting the marking bits of at least the selected portions of the information. In view of the marking of bits in the instructions datum as taught by Prasanna in claim 28 or 5 above, this limitation would also have been obvious and is herein rejected with the same rationale as set forth in the rejection of claim 5 above.

As per claim 45, Serocki discloses at least one level of cache memory (Fig. 3) but fails to disclose that the cache [management scheme] – circuitry- comprises a level of associativity of

cache memory. But in view of Prasanna in the disclosing of a N-associative cache scheme as mentioned in claim 12 above, it would have been obvious for one of ordinary skill in the art at the time the invention was made to incorporate in the cache circuitry as suggested by Serocki at least one level of associativity of cache as taught by Prasanna because of the same benefit mentioned above in the rejection set forth in claim 12.

As per claim 51, this claim includes the same limitation as claim 37 above, hence is rejected herein using the same rationale as set forth therein.

13. Claims 30-31, 41-44, and 55-58 are rejected under 35 U.S.C. 103(a) as being unpatentable over Serocki et al., USPN: 6,308,322, as applied to claim 25, 34, and 48 above, in view of Lasserre, US Pub. No: 2002/0078268.

As per claims 30 and 31, Serocki discloses a cache circuitry connected to processor (Fig. 3) but fails to disclose (re claim 30) a level one cache; nor does Serocki disclose (re claim 31) a level two cache connected to the processor and memory via bus circuitry. But in view of the teachings by Lasserre as mentioned in claim 9 above (p. 3, paragraghs 0048, 0050; cache 113, 114-Fig. 1), these level one and level two limitations would have been obvious for the same rationale as set forth in claim 9 above.

As per claim 41, Serocki does not disclose that the cache circuitry includes first cache memory and second cache memory; nor does Serocki disclose said determinations comprise determinations as to cache said selected portions in the first or second cache memory. Lasserre's use of 2 level caches (p. 3, paragraghs 0048, 0050; cache 113, 114-Fig. 1) has been mentioned in claim 9 above. Hence, it would have been obvious for one of ordinary skill in the art at the time the invention was made to implement 2 level caches as suggested by Lasserre and combine the

Art Unit: 2124

cache determination as suggested by Serocki (and further enhanced by Morrison) with those 2 level caches to determine as to which cache level the portions selected by compilation in Serocki's method should be stored. One of ordinary skill in the art would be motivated to do so because of the same benefits as set forth in rejection of claim 9 above.

As per claim 42, Serocki does not specify both write-back and write-through caching methods, nor does Serocki disclose determining whether to cache selected portions using those 2 methods. This claim limitations have been addressed using Lasserre's teachings (e.g. p. 6, paragragh 0086) in claim 11 above, hence is rejected herein using the same grounds of rejection as set forth therein.

As per claim 43, Serocki discloses cacheability determination for a first piece of information is based at least in part on whether caching of the first piece of information is likely not to cause processor stalling or flush (e.g. Fig. 4; *target address, step 470*- Fig. 5B; col. 3, lines 33 to col. 4, line 12), but does not specify whether such caching is likely to cause thrashing of the cache circuitry. But Lasserre, in a system to alleviate cache conflict using memory information to set cacheability of data for execution analogous to that of Serocki, discloses cache circuitry handling cache miss/hit logic and clean-up process as a result of cache miss (e.g. *Hit/Miss logic 510* - Fig. 4; p. 4, 5, 6 - paragraphs 0062, 0063, 0074). By cache miss handling and recovering, one skilled in the art would recognize the cache thrashing issue as claimed. It would have been obvious for one of ordinary skill in the art at the time the invention was made to implement information determined at compile as taught by Serocki in order to prevent cache thrashing issue as suggested by Lasserre because the intent to improve processor latency as suggested by Serocki

Application/Control Number: 09/654,115 Page 18

Art Unit: 2124

necessarily implies alleviating memory issues such as cache misses and recovery, i.e. thrashing, which entails processor downtime.

As per claim 44, Serocki does not specify a cache management scheme but discloses a scheme to store instruction data in memory and an I/O controller (e.g. col. 5, lines 14-27; Fig. 5B; col. 8, lines 14-41) while Lasserre suggests a management of cache in association with the hardware used to process instruction stream (e.g. *Hit/Miss logic 510, cache control 530* - Fig. 4; p.6 – paragraph 0074). It would have been obvious for one of ordinary skill in the art at the time the invention was made to implement a cache management scheme via the cache control and hit/miss structure as suggested by Lasserre to Serocki's system to process instruction data during execution and base the cacheability determination thereupon because the more complicated the system is in terms of bus size, memory and instructions set architecture, the more management is needed in coordinating data from their source to their destination; such coordination and flow control for optimizing the performance on specialized processors instructions set with numeric intensive execution as suggested by Lasserre (col. 1, paragraphs 0004, 0005).

As per claim 55, Serocki does not disclose that cacheability determinations comprise determinations as to cache said selected portions in the first or second cache memory. But in view of the teachings of Lasserre as mentioned in claim 41 above, this claim is rejected using the same rationale as set forth therein.

As per claim 56, this claim includes the limitation as whether to cache using write-back or write-through method as in claim 42 above, hence is rejected using the corresponding rationale set forth therein.

Art Unit: 2124

As per claims 57 and 58, these claims correspond to claims 43 and 44 above, respectively, hence are rejected herein using the corresponding ground of rejection as set forth therein.

14. Claim 59 is rejected under 35 U.S.C. 103(a) as being unpatentable over Serocki et al., USPN: 6,308,322, and Lasserre, US Pub. No: 2002/0078268, as applied to claim 58 above, and further in view of Prasanna, USPN: 6,272,599.

As per claim 59, Serocki combined with the teachings of Lasserre, fails to disclose that the cache management scheme comprises the level of associativity of the cache. But Prasanna, in the invention as mentioned in claim 45 above, discloses a N-way associative cache memory. In combination with the cache circuitry and cache management scheme of Serocki/Lasserre (re claim 44), Prasanna's teachings would have help render the above limitation obvious for the same rationale as set forth in claim 45 above.

Conclusion

- 15. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - U.S. Pat No. 6,134,710 to Levine et al., disclosing translation address table and profile information.
 - U.S. Pat No. 4,885,680 to Anthony et al., disclosing marking of data for temporary cache storage.
 - U.S. Pat No. 6,397,379 to Yates, Jr. et al., disclosing profiling and bus circuitry/control and address translation.

"An Evaluation of a Compiler Optimization for Improving the Performance of a Coherence Directory", Mounes-Toussi et al., July 1994, ACM International Conference on Supercomputing, pp. 75-84, disclosing write-back and directory-based cache.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan A Vu whose telephone number is (703)305-7207. The examiner can normally be reached on 8AM-4:30PM/Mon-Fri.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kakali Chaki can be reached on (703)305-9662.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7239, (for formal communications intended for entry)

or: (703) 746-7240 (for informal or draft communications, please label "PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., 22202. 4th Floor(Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 305-3900.

VAT April 10, 2003 WAVALI CHAMI

KAKALI CHAKI SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100